---

Abstract—The paper reports the implementation of a frequency synthesizer for system-on-chip (SOC) design. The epi-digital CMOS process is used to provide SOC solution. This work focuses on low-power consumption to achieve longer life-time of batteries. A 2.4GHz frequency synthesizer has been fabricated in 0.18μm epi-digital CMOS technology for ZigBee applications, which consumed 7.95mW from 1.8V supply. The synthesizer has achieved phase-noise of −81.55dBc/Hz and −108.55dBc/Hz at 100kHz and 1MHz offset, respectively. The settling time measured is less than 25μs for an output frequency change of 75MHz from 2.4GHz. The chip core area is 0.75 × 0.65mm2.

Index Terms—Frequency synthesizers, phase locked loops (PLLs), oscillators, integer-N topology, ZigBee standards, system-on-chip solution, low-power design.

[PDF]

Cite: Debashis Mandal, T. K. Bhattacharyya, "Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design," Journal of Computers vol. 3, no. 4, pp. 31-38, 2008.