Volume 1 Number 1 (Apr. 2006)
Home > Archive > 2006 > Volume 1 Number 1 (Apr. 2006) >
JCP 2006 Vol.1(1):22-30 ISSN: 1796-203X
doi: 10.4304/jcp.1.1.22-30

Hardening FPGA-based systems against SEUs: A new design methodology

L. Sterpone, M. Violante
1Politecnico di Torino/Dipartimento di Automatica e Informatica, Torino, Italy

Abstract—SRAM-based Field Programmable Gate Arrays (FPGAs) are very susceptible to Single Event Upsets (SEUs) that may have dramatic effects on the circuits they implement. In this paper we present a design flow composed by both standard tools, and ad-hoc developed tools, which designers can use fruitfully for developing circuits resilient to SEUs. Experiments are reported on both benchmarks circuits and on a realistic circuit to show the capabilities of the proposed design flow.

Index Terms—FPGA, SEU, fault tolerance

[PDF]

Cite: L. Sterpone, M. Violante, "Hardening FPGA-based systems against SEUs: A new design methodology," Journal of Computers vol. 1, no.1, pp. 22-30 , 2006.

General Information

ISSN: 1796-203X
Frequency: Monthly (2006-2014); Bimonthly (Since 2015)
Editor-in-Chief: Prof. Liansheng Tan
Executive Editor: Ms. Nina Lee
Abstracting/ Indexing: DBLP, EBSCO,  ProQuest, INSPEC, ULRICH's Periodicals Directory, WorldCat, CNKI,etc
E-mail: jcp@iap.org
  • Apr 24, 2018 News!

    Vol 13, No 8 has been published with online version   [Click]

  • Dec 26, 2017 News!

    Vol 12, No 1-N0 5 has been indexed by EI (Inspec)     [Click]

  • Dec 26, 2017 News!

    Vol 11, No 4-N0 6 has been indexed by EI (Inspec)     [Click]

  • Dec 21, 2017 News!

    Vol 13, No 7 has been published with online version 12 papers are published in this issue after peer review   [Click]

  • Sep 26, 2017 News!

    Papers published in JCP Volume 12 have all been indexed by DBLP   [Click]

  • Read more>>