Volume 1 Number 1 (Apr. 2006)
Home > Archive > 2006 > Volume 1 Number 1 (Apr. 2006) >
JCP 2006 Vol.1(1):22-30 ISSN: 1796-203X
doi: 10.4304/jcp.1.1.22-30

Hardening FPGA-based systems against SEUs: A new design methodology

L. Sterpone, M. Violante
1Politecnico di Torino/Dipartimento di Automatica e Informatica, Torino, Italy

Abstract—SRAM-based Field Programmable Gate Arrays (FPGAs) are very susceptible to Single Event Upsets (SEUs) that may have dramatic effects on the circuits they implement. In this paper we present a design flow composed by both standard tools, and ad-hoc developed tools, which designers can use fruitfully for developing circuits resilient to SEUs. Experiments are reported on both benchmarks circuits and on a realistic circuit to show the capabilities of the proposed design flow.

Index Terms—FPGA, SEU, fault tolerance

[PDF]

Cite: L. Sterpone, M. Violante, "Hardening FPGA-based systems against SEUs: A new design methodology," Journal of Computers vol. 1, no.1, pp. 22-30 , 2006.

General Information

ISSN: 1796-203X
Abbreviated Title: J.Comput.
Frequency: Monthly
Editor-in-Chief: Prof. Liansheng Tan
Executive Editor: Ms. Nina Lee
Abstracting/ Indexing: DBLP, EBSCO,  ProQuest, INSPEC, ULRICH's Periodicals Directory, WorldCat, CNKI,etc
E-mail: jcp@iap.org
  • Jul 19, 2019 News!

    Vol 14, No 7 has been published with online version   [Click]

  • Jun 21, 2019 News!

    Vol 14, No 6 has been published with online version   [Click]

  • Apr 28, 2019 News!

    Vol 14, No 5 has been published with online version 7 papers are published in this issue after peer review   [Click]

  • Mar 20, 2019 News!

    Vol 14, No 3 has been published with online version   [Click]

  • Feb 22, 2019 News!

    Vol 14, No 2 has been published with online version 8 papers are published in this issue after peer review   [Click]

  • Read more>>