## 1995

# Design of A High-speed Parallel LDPC Encoder

Guoqiang Wu

State Key Laboratory of Structural Analysis for Industrial Equipment, Dalian University of Technology, Dalian 116024, China

School of Aeronautics and Astronautics, Dalian University of Technology, Dalian 116024, China E-Mail: gqwu@dlut.edu.cn

Shujun Tan\*

School of Aeronautics and Astronautics, Dalian University of Technology, Dalian 116024, China Email: tansj@dlut.edu.cn

Jianwei Zhang

School of Electronic Science and Technology, Dalian University of Technology, Dalian 116024, China Email: jwzhang@ dlut.edu.cn

Abstract-In this paper, the traditional BP decoding algorithm of LDPC code is investigated in detail. The large computation load is a shortcoming of traditional BP decoding algorithm, and an improved BP decoding algorithm is then proposed to deal with the problem. In the iterative decoding process, the wrong bit information only needs to be updated for the decoding algorithm, which consequently improves the efficiency and reduces time-delay of decoding. According to the improved BP decoding algorithm, the high-speed parallel encoder is designed, which can be used in various distributed sensor network applications. Furthermore, the error correction performance of this high speed parallel encoder in the Gaussian channel is studied. The simulation is provided to illustrate that the improved high speed parallel encoder has lower computational complexity and higher decoding speed based on the premise of a little decoding performance loss.

*Index Terms*—LDPC Code, BP decoding arithmetic, AWGN channel, high-speed Parallel decoder, iterative decoding algorithms

# I. INTRODUCTION

LDPC is a class of linear block codes which is a research focus in recent years. It was found by Gallager at first, and then also known as Gallager codes. With the development of computer hardware and its related theory, MacKay and Neal rediscovered LDPC. T J Richardson proved that LDPC combining with iterative decoding which was based on BP(Belief Propagation), had the approximation Shannon limit performance<sup>[1]</sup>. Due to its simple structure of the decoder, it can do parallel computation in theory and use fewer resources consumed to get high throughput, therefore it is considered to be one of the main channel coding in the future communication field. In recent years, internation on LDPC theory research and engineering applications and realization of the research on VLSI(very large scale integrated circuit) have made significant progress. The DVB-S2 standard channel coding, launched by European Telecommunications Standards Institute (ELSI), has

adopted LDPC<sup>[2]</sup>. CCSDS131.1-O-2(EXPERIMENTAL SPECIFICATION), which was proposed to the Adivisory Committee of Space Data Systems by NASA, proposed different LDPC programs respectively according to the near earth business and deep space business. The WiMAX<sup>[3]</sup> and other communications standards have been successively adopted LDPC as channel coding. Therefore, LDPC will be widely applied to the field of communication in the near future <sup>[4-17]</sup>.

Although LDPC decoding algorithm is linear complexity, the check matrix is usually random structure formation, and the corresponding decoder structure is relatively complex. Different application environment on decoder decoding rate and resource consumption have different requirements. in order to adapt different situations, it has appeared in three different hardware structures: full parallel structure, the serial structure and part of the parallel structure. The literature <sup>[18]</sup> used the cyclic shift matrix of the unit matrix as the basic unit, and constructed a parity check matrix of the LDPC to reduce the decoding complexity of the LDPC in the sum-product algorithm. Taking the encoding complexity of the LDPC into consideration, this paper presents one structure which can simplify the encoding.

According to the scheme of structure LDPC, we propose the method to eliminate its short loops on bipartite graph. The literature <sup>[19]</sup> proposed two termination criterions with low-complexity to reduce the decoder computation of PCGC (parallel cascade gallagercode, parallel concatenated gallercode). In full compliance with Digital Television Terrestrial Multimedia Broadcasting(DTMB), the literature <sup>[20]</sup> achieved a non-regular LDPC decoder which supports three kinds of bit rate (0.4, 0.6, 0.8) simultaneously with a code length 7493 bit. In this design, the use of a new memory call control strategy case than single bit rate only up to an increase of less than 5% of the memory to achieve the three kinds bitrate memory multiplexing. The literature<sup>[21]</sup> proposed a decoding algorithm on the basis

checkout codes and bit codes. LDPC code is a regular

code if dc and dv are the constants, or else is a non-regular one <sup>[19]</sup>. The example in equation 1 is a regular

of belief propagation algorithm according to the check matrix contains ring to the influence of the decoding algorithm. By promptly cut off the message on the ring retransmission loop, the algorithm, to eliminate the impact of the decoded ring return to the original information in the parity check matrix, to ensure the quality of the original information as possible to spread to the node can spread, thereby enhancing the performance of the LDPC decoding.

Aiming at the BP algorithm of LDPC in every iteration process that all bits and check information must be update, there is large amount of calculation and decoding inefficient problems. The article proposes a kind of improved BP decoding algorithm. According to the improved BP decoding algorithm, a high speed parallel decoder is designed, and a high speed parallel decoder is studied in Gaussian channel of error correction performance.

## II. LDPC CODE

LDPC code is a thin linearity group code for sparse checking matrix. The same as all linearity group codes, LDPC code, with K information bit and N code length, can be determined by computing matrix H of (N-K)\*N. Every code word "u" can be obtained by HuT=0, where H is a thin matrix constructed by certain means. Just as this thin capability, it realizes encoding and decoding <sup>[18]</sup> without much complexity. LDPC code can be illustrated by bipartite graph, which includes bit node muster and checkout node muster. The relationship between bit node and checkout node is corresponding to "1" in H. Binary vector u = [ u1 , u2 ... uN ], only if all the constraint equations of checkout nodes satisfies that u is a code word. In the present work, LDPC code with N = 8, 1/2code rate is illustrated. Assuming that checkout matrix of the code is given by Equation 1.

$$H = \begin{bmatrix} 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \end{bmatrix}$$
(1)

The bipartite graph is given in Figure 1 according to H. Bit node u is on the left side, which represents bit location after coding and accords with corresponding arrange in H. Checkout node is at starboard, which is the checkout equation and is constituted by decoding bit and accords with corresponding row in H. Bipartite graph of LDPC codes is shown in Figure 1. According to the figure 1, the link lines denote left one bit which appears in dextral one checkout equation and accords with "1" in H. The number of "1" is called as the checkout node degree dc in rows of H, and the bit node degree dv in arranges of H respectively, which are separately corresponding with the limbic numbers and then connect



# III. LDPC CODE BP CODING ALGORITHMS

Traditional BP coding can be divided into two steps of each iterative decoding: checkout node and checks node. All checkout nodes can obtain information from the check node nearby, by disposing, and then return to check node nearby, while all check nodes are carried through the same process. All the used information can be finally obtained by check node to judge. During LDPC code is carried through coding, every checkout (or check) node may be regarded as a processor. All disposals of checkout or check nodes may process at the same time. Due to the parallel structure, the encoder of high-speed LDPC code can be constructed. Convenient for describing, all symbolic meanings involved in BP coding algorithms are explained.

N(m) denotes all bit nodes aggregate which is connected with checkout point, namely  $N(m) \setminus m$  represents that  $N(m) = \left\{ x_n : Hmn = 1 \right\} \quad ,$ aggregate M(n)except bit.  $S_m$  $M(n) = \{S_m : Hmn = 1\}$ ,  $M(n) \setminus m$  denotes aggregate except  $S_m$  checkout node.

 $q_{mn}^{x}$  is the probability of bit  $x_n = x$ . The bit is achieved by checkout point aggregate  $M(n) \setminus m$  message and receiving signals. Therefore  $x \in \{0,1\}$ ,  $q_{mn}^{0} + q_{mn}^{1} = 1$ , the information about  $q_{mn}^{x}$  is considered, where bit *n* can be transmited to checkout node *m*.

 $r_{mn}^{x}$  denotes when bit  $x_{n} = x$  and bit probability  $q_{mn'}(n' \in M(n) \setminus m)$  in  $M(n) \setminus m$ , the established probability of checkout node m corresponds to the

checkout equation.  $r_{mn}^{x}$  can be considered as that transfers message from *m* to n.

The whole BP algorithms: m, n perform the following steps when Hmn = 1.

(1)Initialization

If 
$$P_n^0 = P(x_n = 0)$$
 (priori probability  $x_n = 0$ ),

$$P(x_n = 1) = 1 - P_n^0,$$

then  $q_{mn}^0 = P_n^0$ ,  $q_{mn}^1 = P_n^1$ 

(2)Checkout node renew, commanded

$$\delta q_{mn} = q_{mn}^0 - q_{mn}^1, \delta r_{mn} = \prod_{n' \in N (m) \setminus n} \delta q_{mn'},$$

$$r_{mn}^{0} = 0.5(1 + \delta r_{mn}), r_{mn}^{1} = 0.5(1 - \delta r_{mn})$$

(3)Bit renew

$$q_{mn}^{0} = \alpha_{mn} P_{n}^{0} \prod_{m' \in M(n) \setminus m} r_{mn'}^{0},$$
$$q_{mn}^{1} = \alpha_{mn} P_{n}^{1} \sum_{m' \in M(n) \setminus m} r_{mn'}^{1},$$

thereinto select  $\alpha_{mn}$ , bring  $q_{mn}^0 + q_{mn}^1 = 1$ . (4)Renew false posteriori probability  $q_n^0$  and  $q_n^1$ .

$$q_{n}^{0} = \alpha_{n} P_{n}^{0} \prod_{m \in M(n)} r_{mn}^{0}, q_{n}^{1} = \alpha_{n} P_{n}^{1} \prod_{m \in M(n)} r_{mn}^{0}$$

Thereinto select  $\alpha_n$ , bring  $q_n^0 + q_n^1 = 1$ .

(5)Bit judge

If  $q_n^0 > 0.5$  , judge  $\alpha_n = 0$ ; else, judge  $\alpha_n = 1$ , n=1, 2, ..., N. If HTX=0 or iterative times reach the largest number of iterations, then stop. X is used as coding, else return to Step (2).

# IV. IMPROVED BP CODE ALGORITHMS

The two shortcomings of BP algorithms are great computation quantity and low coding efficiency, although the capability of BP algorithms is good. In every iterative process. An each computation quantity is therefore identical. With the increasing iterative times, the quantity of corrective bits reduces gradually during each iterative process. The improved BP coding algorithms with low complexity and high efficiency is presented in this paper. The bit reliability is judged by both nonregular checkout count and combining the difference of bit node pseudoposterior probability. Based on above-mentioned judge rule, the ahead iterative calculation is terminated by partial nodes. The implementation procedure is shown by: (1)Initialization

If 
$$P_n^0 = P(x_n = 0)$$
 (priori probability  
 $x_n = 0$ ),  $P(x_n = 1) = 1 - P_n^0$ ,  $\mathbb{M}$   
 $q_{mn}^0 = P_n^0$ ,  $q_{mn}^1 = P_n^1$ ,  $\varphi = \phi$ 

(2)Compute each bit lawless checkout number U(l).

$$U^{T} \times [(H \times r)^{T}] \mod 2 \times H = Z^{T} \times H$$

(3)Checkout node renew,order

$$\delta q_{mn} = q_{mn}^0 - q_{mn}^1,$$

$$\delta r_{mn} = \prod_{n' \in N \ (m) \setminus n \perp n' \notin \varphi} \delta q_{mn'},$$

$$r_{mn}^{0} = 0.5(1 + \delta r_{mn}), r_{mn}^{1} = 0.5(1 - \delta r_{mn})$$

(4)Bit renew

$$q_{mn}^{0} = \alpha_{mn} P_{n}^{0} \prod_{m' \in M (n) \setminus m} r_{mn'}^{0},$$
$$q_{mn}^{1} = \alpha_{mn} P_{n}^{1} \sum_{m' \in M (n) \setminus m} r_{mn'}^{1},$$

thereinto select  $\alpha_{mn}$ , bring  $q_{mn}^0 + q_{mn}^1 = 1$ (5)Renew false posteriori probability  $q_n^0$  and  $q_n^1$ 

$$q_n^0 = \alpha_n P_n^0 \prod_{m \in M(n)} r_{mn}^0, q_n^1 = \alpha_n P_n^1 \prod_{m \in M(n)} r_{mn}^0$$

(6)Compute received l reliable message provided by posteriori probability:  $S(l) = \left| q_n^0 - q_n^1 \right|$ .

(7)Note no necessary for renewing l during next process, l satisfy U(l) > 0, S(l) > M, then put l into aggregation  $\varphi$ .

(8)Bit judge

If  $q_n^0 > 0.5$ , judge  $\alpha_n = 0$ , else, judge  $\alpha_n = 1, n=1, 2, ..., N$ . If  $H^T X=0$  or iterative times reach the largest number of iterations, the calculation is finished, *X* is used as coding, or else return to Step (2).

# V. DESIGN OF HIGH-SPEED PARALLEL ENCODER BASED ON IMPROVED BP CODE

Checkout nodes and check nodes can not run simultaneity. The node in encoder is the basic units of running coding calculation, which is mainly account for logic resource of encoder. Two kinds of calculation unit can not be effectively combined because the checkout nodes deal with comparative algorithms, whereas the check nodes deal mostly with addition algorithms. In this way, if Checkout nodes and Check nodes are run simultaneity, which led to the improvement in efficiency of logic resource. According to above-mentioned analysis, the novel encoder realization model is proposed as shown in Figure 2.



Figure 2. Model of improved decoder

Compared with uniline connects between check nodes and checkout nodes in traditional encoder, the check nodes and checkout nodes in the present model are connected through bifilar, which is significant and unique difference. The middle result of code A is treated and stored through one sideline, and middle result of code B is treated and stored by other sideline. The confidence of code B is updated by checkout nodes when confidence of code A is calculated by check nodes. All nodes are always to work due to alternate coding of two codes, which results in that the calculation efficiency of the present encoder is increased to double compared with tradition model. The double increase in storing-demand of the present encoder is feint disadvantage because the logic resource is reduced to half under comparative quantity of calculation based on the calculation efficiency of the projects of two encoders.

For LDPC code to parallel coding, H matrix is established in order to be fit for parallel-coding operation. Constructed LDPC code suits to parallel-encoder and realizes coding by limiting checkout matrix when the matrix constructs LDPC code. So that H matrix of LDPC code is designed as <sup>[22-24]</sup>:

$$\mathbf{H} = \begin{bmatrix} I(p_{0,0}) & I(p_{0,1}) & I(p_{0,2}) & \dots & I(p_{0,n-1}) \\ I(p_{1,0}) & I(p_{1,1}) & I(p_{1,2}) & \dots & I(p_{1,n-1}) \\ I(p_{2,0}) & I(p_{2,1}) & I(p_{2,2}) & \dots & I(p_{2,n-1}) \\ \dots & \dots & \dots & \dots & \dots \\ I(p_{m-2,0}) & I(p_{m-2,1}) & I(p_{m-2,2}) & \dots & I(p_{m-2,n-1}) \\ I(p_{m-1,0}) & I(p_{m-1,1}) & I(p_{m-1,2}) & \dots & I(p_{m-1,n-1}) \end{bmatrix}$$

$$(2)$$

where  $I(p_{i,j})$  denotes p×p unit matrix whose circle shift offset is  $p_{i,j}$ . if offset  $p_{i,j}$  is positive infinitude, then it denotes a full zero-matrix. LDPC code of such structure is called Block LDPC code.



Figure 3. Structure based on iterative decoding algorithm

Paralleling-unit of LDPC code is divided into Check Node and Check Node coding by iterative means. The structure based on the iterative decoding algorithms is shown in Figure 3. Checkout Node is checked by Check Node and then the checked result as the initialization of next step is inputted. The iterative process proceeds when the iterative times are achieved.

Checkout nodes and check nodes can not run simultaneity during decoding algorithms. Storing space of the present encoder is expanded to double times. The original data of Check Node and middle calculated results are stored by RAMc. The original data of Checkout Node and middle calculated results are stored by RAMv. RAMc and RAMv are connected by EMS mapping circuit in order to reduce complex degree of the present encoder and to avoid possibility of odd point overturning. The data of mapped unit in RAMv are changed as the data in RAMc are changed, and the structure of parallel-encoder is given in Figure 4.



Figure 4. The structure of parallel decoder

Each iterative decoding is given as follows:

(1) The prior probability of given channel fore-setup message bit is provided by Harmonious unit initialization, RAMv and RAMc, and two laters are correlative to Communication Node and Check Node.

(2) The posterior probability of Checkout Node is given through confidence transmitting algorithms using prior probability of Communication Node.

(3) The posterior probability of Communication Node is calculated by Posterior probability of Check Node.

(4) Every bit in code is directly judged after finish of calculation.

Communication Node and Check Node can accomplish in parallel, although Parallel-encoder needs add RAM module amount. The storing space of the present encoder is enhanced to double, which enhances LDPC code applications in diversified fields.

## VI. RESEARCH ON SIMULATION CAPABILITY OF HIGH-SPEED PARALLEL LDPC ENCODER

Simulation System diagram is presented in Figure 5. In the formation of small satellite spread spectrum communication system, using BPSK modulation, spread spectrum Direct Sequence Spread Spectrum, spread spectrum code using GOLD code, channel model with Gaussian channel. Select a code length of 512,256, and 64, and a code rate of 1/2 non-regular LDPC for system simulation. The most of LDPC coding iterative number is fifty if channel SNR is *Eb/No*=1.6dB.



Figure 5. System simulation diagram

Figure 6 and Figure 7 respectively show the calculation loads of each iteration process for traditional BP coding algorithms and improved BP coding algorithms in the text. The vertical coordination is normalization calculated load. The calculation load of each iteration process for improved BP coding algorithms in the text is obviously reduced as the iterative times increased.







Figure 7. Calculation load of improved BP algorithms each iteration

process



Figure 8. Performance Comparison of Different LDPC Codes Length Figure 9. BER Comparisons between LDPC Code and Convolutional Code

The LDPC can be obtained by changing the value of the channel in the different values of the BER values. The simulation result is show in Figure 8.

From figure 8, we can see that based on LDPC parallel high-speed decoder of formation small satellite spread spectrum communication system can achieve good performance. The error correction performance of the 512 code length LDPC encoding is better than 256 code length LDPC encoding. The Bit Erroe Rate is 10-4 while the coding gain is 0.7dB,however this gain begins to decrease when Eb/No is greater than 4.5dB. This is because the irregular LDPC has low degree of variable node, to correct these low degrees variable node error is more difficute relative to high degree node.

Meanwhile, the spread spectrum communication system using (2,1,7) convolutional code encoding, and let

its performance simulation results compared with LDPC, as shown in figure 9 to the comparison results.

From the simulation result of Fig 9:(1)The correct capability of(512,256)LDPC code better distinctively than (2, 1, 7) convolution code. When error rate is  $10^{-5}$ , the plus is 0.9dB. But the plus begins to decrease, when Eb/No exceed 4.5dB.(2)When  $E_b/N_o$  exceed 2dB,with the increasing  $E_b/N_o$ , Error-coding Rate will be improved prominently.

In order to further examines the designed LDPC parallel decoder, we choose code length of 512, code rate for 1/2 of the LDPC code, to simulate the system error correction performance in the iteration limit of 2,5,10,50,100 respectively, the simulation results are shown in Figure 10.



Figure 10 Performance Comparison of LDPC with Different Decoding Iterations

From figure 10, it can be concluded that decoding performance is the worst if the times of LDPC code iterations upper limit is two. With the times increasing of LDPC code iterations upper limit, the coding performance could be greatly improved.

### VII CONCLUSION

To deal with the problem of great calculation load and low coding efficiency of traditional BP coding, the novel BP coding algorithm model is proposed. The new algorithm only updates the wrong bit information but does not update the highly reliable bit information. Based on the improved BP coding algorithm, a high-speed parallel encoder is designed. The error performance of the high-speed parallel encoder is studied under Gauss channel. Simulation results indicate that the improved BP coding algorithm is much more effective than the traditional one, which greatly reduces calculating load of each iteration and increases coding efficiency and convergence speed at the fewer cost of loss on error performance. The proposed high-speed parallel encoder, based on improved BP coding algorithm, has lower computational complexity and higher decoding speed.

#### ACKNOWLEDGMENT

This work is supported by the Fundamental Research Funds for the Central Universities and National Natural Science Foundation of China (11202044).

#### REFERENCES

 Zhu, Q., Ye, F., Liu, H., Feng, G. Performance analysis of LDPC codes for IEEE 802.16a OFDM system in multipath fading channel. *Acta Electronica Sinica* 2005, 33(4): 624-628.

- [2] ETSI EN 302 307. Second Generation Framing Structure, Channel Coding and Modulation System for Broadcasting, Interactive Services, News Gathering and Other Broadband Satellite Applications. Jan, 2004.
- [3] IEEE Std. 802 16e. IEEE Standard for Local and metropolitan area networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems, Amendment 2: Physical and Medium Access Control Layer for Combined Fixed and Mobile Operation in Licensed Bands. Feb, 2006.
- [4] Qiao, H., Guan, W., Dong, M., Xiang, H. Design and implementation of LDPC decoder with throughput. Acta Scientiarum Naturalium Universitatis 2007, 2(2), 1-6. (in Chinese)
- [5] Sun Yang, Cavallaro Joseph R. A flexible LDPC/turbo decoder architecture. Journal of Signal Processing Systems. 2011, 64(1): 1-16
- [6] Liu Lei, Huang Jie, Zhou Wuyang, Zhou, Shengli. Computing the minimum distance of nonbinary LDPC codes.2012, 60(7):1753-1758
- [7] Tan Peiyu, Li Jing. Efficient quantum stabilizer codes: LDPC and LDPC-convolutional constructions. IEEE Transactions on Information Theory. 2010, 56(1): 476-491
- [8] Dong Mingke, Wang Da, Zheng Yadan, Xiang Haige. Quasi-cyclic LDPC code construction for implementation of parallel joint row-column decoding. Gaojishu Tongxin/Chinese High Technology Letters. 2012, 22(6):559-565
- [9] Chen Zhi-Xiong, Yuan Jin-Sha. Construction of structure LDPC codes with full rank based on multi-permutation matrix. Tien Tzu Hsueh Pao/Acta Electronica Sinica. 2012,40(2):313-318
- [10] Azmi Marwan H, Yuan Jinhong, Lechner Gottfried, Rasmussen Lars K. Design of multi-edge-type bilayerexpurgated LDPC codes for decode-and-forward in relay channels. IEEE Transactions on Communications. 2011,59(11):2993-3006
- [11] Jin Zhigang, Zhao Ximan, Wang Jia. Scalable video coding transmission system with error correction of highresolution multi-view stereo video with LDPC. 6th

International Conference on Wireless Communications, Networking and Mobile Computing, WiCOM 2010:1-4

- [12] Falcao Gabriel, Sousa Leonel, Silva Vitor. Massively LDPC decoding on multicore architectures. IEEE Transactions on Parallel and Distributed Systems. 2011,22(2):309-322
- [13] Hagiwara Manabu, Kasai Kenta, Imai Hideki, Sakaniwa Kohichi. Spatially coupled quasi-cyclic quantum LDPC codes. IEEE International Symposium on Information Theory – Proceedings.2011:638-642
- [14] Su He-Guang, Xia Shu-Tao. A novel puncturing scheme for rate-compatible LDPC codes. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology. 2011,33(10):2334-2339
- [15] Chen Zi-Qiang1, Ouyang,, Shan, Li Min-Zheng, Xiao Hai-Lin. PJCMET-LDPC codes design in multi-access relay channels. Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics. 2012, 34 (5):1018-1023
- [16] Sakai Takakazu, Shibata Koji. Fast performance evaluation method of LDPC codes. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2011, E94-A(4): 1116-1123
- [17] Huang Qin, Diao, Qiuju, Lin Shu, Abdel-Ghaffar Khaled. Cyclic and quasi-cyclic LDPC codes: New developments.
   2011 Information Theory and Applications Workshop, ITA 2011 - Conference Proceedings. 2011: 186-195
- [18] Jiang Ming, Zhao Chun-bao, He Shanbao, Shan ming. Joint encoding-decoding construction of LDPC codes with reduced complexity. Journal on Communications, 2005,26(2):80-86
- [19] Li Jin, Hua Han, Hua Jiang-yu, You Xiao-hu. Analysis of stop criterions in the decoder of parallel concatenated LDPC codes. Journal on Communications, 2006,27 (4):95-100
- [20] Chen Yun, Zeng Xiao-yang, Lin Yi-fan, et al. VLSI design of an irregular LDPC decoder in DTMB. Journal on Communications, 2007,28 (8):61-66
- [21] Deng Yong-qiang,Zhu Guang-xi,Liu Wen-ming. Research of Optimal Decoding Algorithm Based on Belief Propagation. Journal of Electronics & Information Technology, 2007,29 (3):657-660
- [22] Thomas J.Richardson. Efficient Encoding of Low-density Parity-Check Codes. IEEE Transactions on Information Theory.2001, 47(2):638-656
- [23] Zhang, Xiaoqin, Yu Rong, Jingjing Yu, Liling Zhang, and Lina Cui. Development of Optimization Design Software for Bevel Gear Based on Integer Serial Number Encoding Genetic Algorithm. Journal of Software, 2011, 6(5): 915-922.
- [24] Zhao, Li-Ping, Guang-Xue Yue, De-Gui Xiao, Xu Zhou, Xiang Yu, and Fei Yu. A Content-based Classified Hierarchical Vector Quantization Algorithm for Volume Compression. Journal of Software, 2011, 6(2): 322-330.



**Guoqiang Wu** is a Lecturer at Dalian University of Technology, P.R.China. He is also a Ph.D. in Astronautics School of Harbin Institute of Technology (HIT), Harbin, P.R.China, with BE and MEng in Solid Mechanics in Hit. He is working in area of multidisciplinary modeling and simulation, micro-satellite communication, and channel decoding.





**Shujun Tan** is a lecturer in Dalian University of Technology (DUT). He received the Ph. D degree in dynamics and control from DUT in 2009. His research interests include computational optimal control, system identification, and spacecraft dynamics and control. He is the corresponding author of this paper.

Jianwei Zhang is an Assistant Professor in the School of Electronic Science and Technology in Dalian University of Technology, Dalian, Liaoning, P.R. China. He received his Ph.D in Microelectronics and Solid-State Electronics from Harbin Institute of Technology, Harbin, Heilongjiang, P.R. China in 2009. His current research interests are VLSI design, Sensor SoC

and chemical sensors.