¹Computer Science & Engr. Dept American University; Sharjah, UAE
²IT Engineer, Banglore, India
³Electrical Engineering Dept. University of Pittsburgh, Johnstown, PA, USA

---

Abstract—Design verification of ASICs is often approached in an ad-hoc manner without the care, planning and scrutiny that usually accompanies a typical design effort. As the complexity of ASIC design increases, it is expected that the complexity of verification environments of such designs will increase as well. To reduce development time and effort, design reuse or the use of design blocks from one project to the next is often practiced. In this work, and in an effort to improve the efficiency of design verification efforts, we propose a methodology that advocates verification components reuse. The proposed approach utilizes a bottom-up, functional design verification strategy that encourages building and using modular and reusable verification components. The design of the hardware for the IEEE Ten Gigabit Ethernet standard is used to illustrate the feasibility and applicability of this approach.

Index Terms—ASIC, Design Reuse, Verification.

[PDF]

Cite: Assim Sagahyroon, Geetha Lakkaraj, Maddu Karunaratne, "Verification Components Reuse," Journal of Computers vol. 7, no. 11, pp. 2641-2649, 2012.