Department of Electrical and Electronic Engineering, Eastern Mediterranean University, Famagusta, Mersin 10, Turkey.

---

Abstract—Network on Chip (NoC) is used as an appropriate solution to solve the communication problems in System on Chip (SoC). Due to the advanced VLSI technology the power consumption has become a major part in NoCs. In this article we compare the effect of different routing algorithms and topologies on power dissipation in NoCs. This paper illustrates the efficacy of low power encoding approach on power consumption in on chip networks. We assess the impact of deterministic, partially adaptive and fully adaptive routing algorithms and also mesh and torus topologies with and without using low power encoding algorithm on link and total power consumption in NoC.

Index Terms—Network on Chip, power consumption, low power encoding, routing algorithm, topology.

[PDF]

Cite:Mehdi Taassori, Sener Uysal, "Effective Routing Algorithm and Topology on Power Consumption in Networks on Chip," Journal of Computers vol. 13, no. 2, pp. 204-211, 2018.