Volume 5 Number 4 (Apr. 2010)
Home > Archive > 2010 > Volume 5 Number 4 (Apr. 2010) >
JCP 2010 Vol.5(4): 542-532 ISSN: 1796-203X
doi: 10.4304/jcp.5.4.542-532

The Design of Serial ATA Bus Control Chip

Wei Cheng, Zhenhua Tan, Zhiliang Zhu, and Guiran Chang
Software College Northeastern University Shenyang ,Liaoning Province, China

Abstract—In a PC system, External storage interface is still a bottleneck in spite of its continuous improving performance, in contrast to the fast development of CPU, memory, graphic chips. The transfer rate in ATA protocol has been improved drastically from the beginning 3.3MB/s to current 133MB/s, but the plate electrode of a parallel interface is inevitably puzzled by clock skew, which limit the increasing of frequency and transfer rate can not be improved. Serial ATA protocol is compatible with Parallel ATA protocol in software layer. Its transfer rate is improved greatly due to serial interface with embedded clock. This paper will discuss the differences between Parallel ATA protocol and serial ATA protocol, and describe the hierarchical classification of serial ATA protocol model. Last a design for HPT183, a parallel/serial ATA bridge connection chip will be put forward. In high speed serial interface integrated circuit design, the design of high speed serial data recovery circuit is a troublesome task. In this paper an all-digital high speed serial data recovery circuit module for 1.5bps SATA interface implement is introduced. In contract to other design made from analog circuit, this all-digital circuit is an easily implement design and it has lower power consumption and smaller area. This circuit is being implemented in HPT183 chip which is designed and manufactured using a 0.18um CMOS process. At the end the test performance index for this chip is also provided.

Index Terms—Serial ATA, Bridge connection chip, SOC design

[PDF]

Cite: Wei Cheng, Zhenhua Tan, Zhiliang Zhu, and Guiran Chang, " The Design of Serial ATA Bus Control Chip," Journal of Computers vol. 5, no. 4, pp. 542-532, 2010.

General Information

ISSN: 1796-203X
Abbreviated Title: J.Comput.
Frequency: Bimonthly
Editor-in-Chief: Prof. Liansheng Tan
Executive Editor: Ms. Nina Lee
Abstracting/ Indexing: DBLP, EBSCO,  ProQuest, INSPEC, ULRICH's Periodicals Directory, WorldCat,etc
E-mail: jcp@iap.org
  • Nov 14, 2019 News!

    Vol 14, No 11 has been published with online version   [Click]

  • Mar 20, 2020 News!

    Vol 15, No 2 has been published with online version   [Click]

  • Dec 16, 2019 News!

    Vol 14, No 12 has been published with online version   [Click]

  • Sep 16, 2019 News!

    Vol 14, No 9 has been published with online version   [Click]

  • Aug 16, 2019 News!

    Vol 14, No 8 has been published with online version   [Click]

  • Read more>>